

8-input multiplexer**74HC/HCT151****FEATURES**

- True and complement outputs
- Multifunction capability
- Permits multiplexing from n lines to 1 line
- Non-inverting data path
- See the "251" for the 3-state version
- Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT151 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

QUICK REFERENCE DATA

$GND = 0 \text{ V}$; $T_{amb} = 25 \text{ }^{\circ}\text{C}$; $t_r = t_f = 6 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t_{PHL}/t_{PLH}	propagation delay I_n to Y, \bar{Y} S_n to Y, \bar{Y} \bar{E} to Y \bar{E} to \bar{Y}	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	17 19 12 14	19 20 13 18	ns ns ns ns
C_I	input capacitance		3.5	3.5	pF
C_{PD}	power dissipation capacitance per package	notes 1 and 2	40	40	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz

f_o = output frequency in MHz

$\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs

C_L = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is $V_I = GND$ to V_{CC}
For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5 \text{ V}$

ORDERING INFORMATION

See "*74HC/HCT/HCU/HCMOS Logic Package Information*".

8-input multiplexer

74HC/HCT151

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
4, 3, 2, 1, 15, 14, 13, 12	I_0 to I_7	multiplexer inputs
5	Y	multiplexer output
6	\bar{Y}	complementary multiplexer output
7	E	enable input (active LOW)
8	GND	ground (0 V)
11, 10, 9	S_0 , S_1 , S_2	select inputs
16	V_{CC}	positive supply voltage




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.

8-input multiplexer

74HC/HCT151

FUNCTION TABLE

INPUTS												OUTPUTS	
\bar{E}	S_2	S_1	S_0	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	\bar{Y}	Y
H	X	X	X	X	X	X	X	X	X	X	X	H	L
L	L	L	L	L	X	X	X	X	X	X	X	H	L
L	L	L	L	H	X	X	X	X	X	X	X	L	H
L	L	L	H	X	L	X	X	X	X	X	X	H	L
L	L	L	H	X	H	X	X	X	X	X	X	L	H
L	L	H	H	L	X	X	L	X	X	X	X	H	L
L	L	H	H	L	X	X	H	X	X	X	X	L	H
L	L	H	H	H	X	X	X	L	X	X	X	H	L
L	H	L	L	L	X	X	X	X	L	X	X	H	L
L	H	L	L	H	X	X	X	X	H	X	X	L	H
L	H	L	H	X	X	X	X	X	X	L	X	H	L
L	H	L	H	H	X	X	X	X	H	X	X	L	H
L	H	H	H	L	X	X	X	X	X	H	X	H	L
L	H	H	H	H	X	X	X	X	X	X	X	H	L
L	H	H	H	H	X	X	X	X	X	X	X	H	L

Notes

1. H = HIGH voltage level
L = LOW voltage level
X = don't care.

